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I. PROJECT GOAL
While the shrinking of minimum dimensions of integrated
circuits till tenths of nanometers allows the integration of
millions of gates on the single chip, it also implies the growth
of the importance of effects that could reduce the reliability
of circuits. In particular, the reduced integration step, the
reduced supply voltage that lowers the noise immunity, the
growing power needs, the eventual integration of both digital
and analog circuits on the same chip and the highly growing of
radiation sensitivity [1], [2], [3] require an accurate evaluation
of possible reliability reduction for the occurrence of:
• permanent faults due to the aging of device materials
[4], the interruptions of metal interconnections due to
electromigration [5] or the crack of the insulation oxide
of transistor [6];
• transient faults, known as Single Event Effects (SEE),
which are much more likely than in the past due to the re-
duced transistors’ sizes [3]: in particular new technology
devices are more prone to crosstalk in the interconnects
and to radiation effects.
These latter effects due to ionizing particles of cosmic
origin, alpha and neutrons, were deeply studied in space [7],
but were also observed at ground level [8] and at ﬂight altitude
[9]. These faults usually cause the change of a stored bit (soft
error – SE) in a memory cell and are modeled as bit-ﬂip. We
can foresee that next generation circuits will be much more
prone to such effects even at sea level together with other
effects, nowadays considered only in space application, such
as Multiple Bit Upset [10].
To reach the goal of acceptable values of the yield at foundry
and of availability and reliability in the ﬁeld, techniques
for achieving fault tolerant properties need to be deﬁned
and adopted not only in restricted, safety-critical application
environments, but also in more traditional scenarios. Moreover,
if we consider the current trend towards new families of
components, the Systems-on-Programmable-Chips (SoPCs),
consisting in hardwired microprocessors embedded in a Field
Programmable Gate Array (FPGA) module, these issues be-
come even more relevant, being these devices particularly
susceptible to these effects, because of the high integration
and the presence of large on-chip memories.
This paper reports the main contribution of a project devoted
to the deﬁnition of techniques to design and evaluate fault
tolerant systems implemented using the SoPC paradigm, suit-
able for mission- and safety-critical application environments.
In particular, the effort of the ﬁve involved research units has
been devoted to address some of the main issues related to the
speciﬁc technological aspects introduced by these ﬂexible plat-
forms. The overall target of the research is the development of
a design methodology for highly reliable systems realized on
reconﬁgurable platforms based on a System-on-Programmable
Chip (SoPC), as discussed in the next section.
II. MAIN CONTRIBUTIONS
Given the complex architecture, each one of the unit focused
on a part of the problem, based on the expertise, contributing to
the overall design and analysis methodology. In the following,
we report a brief description of the investigated issues and
achieved results.
A. Deﬁnition of suitable fault models for SoPC – Università
di Bologna
One of the main issues to be addressed in the deﬁnition
of methods and techniques to harden systems implemented
on SoPC is the identiﬁcation of a set of fault models, for
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both permanent and transient faults, to be used as a starting
point for the selection/development of proper fault tolerant
techniques able to guarantee the desired level of reliability.
These same models are also used for the validation phase, here
performed via fault-injection, to evaluate the effectiveness of
the selected/developed fault-tolerant techniques.
Within the project, we considered the following faults:
• resistive bridgings and opens in local and global inter-
connects;
• transient faults due to energetic particles hitting the
considered circuit;
• inductive and capacitive crosstalk among interconnects,
considering both the interconnects within each block
composing the SoPC and the interconnects among the
different blocks;
• signal integrity issues due to power supply noise (mainly
due to the simultaneous switching of high capacitive bus
line drivers) and to degradation phenomena (mainly due
to Negative Biased Temperature Instability, NBTI);
• problems due to clock faults, considering both the issues
within the blocks composing the SoPC, and the ones in
the communication among the different blocks.
The preliminary deﬁnition of the fault models have been
used as a reference for the development of suitable hardening
technique, to recover from the effects of these possible faults.
The main results of this part of the research have been
published in [11], [12], [13], [14], [15].
B. On-line detection of permanent faults processors – Politec-
nico di Torino
With respect to the adopted reference architecture, one of
the main issues of the project was to address fault-related
aspects in the processor(s) constituting the SoPC architecture.
More speciﬁc, the research in this direction focused on the
deﬁnition of new techniques for on-line detection of perma-
nent faults in state-of-the-art processors. These techniques are
increasingly required in practice, since there is a growing need
for guaranteeing a sufﬁcient level of reliability in processor-
based systems used for safety-critical applications. Standards
and regulations often explicitly enforce these requirements, as
it happens in the automotive area (through the ISO 26262
standard) or avionics (through the DO-254 standard).
Fault detection can clearly be achieved resorting to Design
for Testability techniques: however, this solution requires
having the possibility to modify the adopted circuit structures,
which is not always the case. In other situations, the system
company simply assembles different off-the-shelf devices de-
veloping boards and the related software. A similar scheme is
used when Systems-on-Chips are adopted: IP cores take the
place of devices in this case.
In these cases, a common solution to achieve on-line fault
detection may be based on periodically running suitable test
programs, in charge of exciting possible faults and making
their effects visible, e.g., by looking to speciﬁc memory vari-
ables. A further advantage of this approach lies in the fact that
the test is performed at the same speed of normal operations,
thus offering a better defect coverage than other solutions.
Such an approach has been proposed a long time ago [16],
but it is now increasingly popular because of the availability
of effective techniques for the development of effective test
programs, able to detect faults not only within the processor,
but also in any component within the system (memories,
peripherals, chunks of logic) [17]. This problem has been
tackled by following two paths: in the former, the architecture
of todaysÕs pipelined processors has been considered, and
solutions have been devised for the generation of suitable
test programs for the most critical components within them.
For example, effective algorithms have been devised for the
test of Branch Prediction Units (based both on the Branch
History Table [18] and the Branch Target Buffer architecture)
and for caches in both single- and multi-processor systems.
Case studies proving the effectiveness of these techniques
on real devices have also been reported [19]. The second
avenue of attack concerned the Very Long Instruction Word
processors (VLIW), that are now commonly used in several
signal processing applications, especially when power and
performance constraints must be considered at a time. For
VLIW processors it is possible to adopt most of the on-line
test techniques already available for other processors: however,
their speciﬁc architecture requires special solutions for some
components (e.g., the register ﬁle [20]). Moreover, their regu-
lar architecture allows automating the generation of effective
test code, once the architecture of the processor is known, thus
making functional test practical for real applications [21], [22].
The proposed approaches can be exploited to harden the
part of the system related to the processor, in order to provide
fault detection/tolerance properties allowing the overall system
to react to the occurrence of problems.
C. Error Detection and Correction in Content Addressable
Memories – Università di Roma, “Tor Vergata”
The trend of embedding more complex microprocessors in
SoPC has been conﬁrmed in these years by the announcement
of novel devices of Xilinx and Altera with embedded Intel
or ARM microprocessors. With the increase of silicon area
devoted to the implementation of these microprocessors, also
the area devoted to implement Content Associative Memories
(CAM) [23] such as cache and Translation Lookaside Buffers
(TLB) is increased. These structures play an important role
in modern microprocessor [24], and the percentage of chip
area devoted to their implementation is increasing, and conse-
quently is more likely that an error occurs in these structures.
This appears to be an important research topic, since standard
error correction code cannot be applied to these memories.
Therefore, during this research project, we developed some
methods able to detect and correct errors in CAM.
A Content Addressable Memory (CAM) is an SRAM based
memory that can be accessed in parallel to search for a given
search word, providing the address of the matching data as a
result . In cache structures, the CAM checks if a memory
address is present in the cache, and if so, it returns the
cache line where the memory content is stored. In TLBs, the
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CAM provides the translation between the virtual and physical
memory addresses.Therefore new approaches to mitigate SEU
effects in CAM can be seen as enabling technologies to use
large CAMs in complex systems while ensuring high levels
of reliability. Two methods are proposed, not requiring any
modiﬁcation to a CAM’s internal structure and therefore can
be easily applied at system level.
The ﬁrst method combines the use of parity bits with a
duplication and comparison scheme to detect and correct errors
in CAM [25]. The use of a parity encoded CAM avoids the
occurrence of pseudo-HIT1. Therefore, when the two CAMs
provide a discordant HIT/MISS signal, since no false HITs
occurs, we can detect the occurrence of an error on the CAM
that provided the MISS signal. When both CAMs give a MISS
signal, because of the assumption of single fault applies, then
neither of the CAMs is a HIT and the overall status is MISS.
The second method uses a hash-based probabilistic structure
called “Bloom ﬁlter” to check the correctness of CAM results
[26]. In a Bloom ﬁlter when data has to be stored (or queried)
it is hashed with multiple hash functions, and at the output of
each hash a corresponding memory location is written (read).
Since Bloom ﬁlter uses standard memories to store its data, we
assume that the ﬁlter memory is protected by Error Correcting
Codes. Bloom ﬁlters permit to efﬁciently store and query the
presence of data in a set. But, while a CAM suffers from
SEU induced errors, the probabilistic nature of Bloom ﬁlters
is characterized by the so-called false-positive effect, as a
consequence. However, by combining the use of a Bloom ﬁlter
with a CAM, the complementary limitations of these modules
can be compensated.
D. Design methodologies for implementing hardened systems
onto programmable fabric – Politecnico di Milano
The two preceding contributions focused on speciﬁc ele-
ments of the adopted reference architecture; here we report
the research focused on the reconﬁgurable fabric constituting
the SoPC, used to implement programmable functionalities. In
particular, the attention has been devoted to the deﬁnition of a
methodology that, by exploiting strategies for the detection
and possibly mitigation of fault effects, and by combining
them with partial dynamic reconﬁguration, is able to identify
one (or more) interesting architectural solution satisfying both
functional and reliability-aware requirements. More in detail,
two are the elements that have been deﬁned within the project:
• deﬁnition of a design methodology for the realization of
systems able to mitigate SE effects in the programmable
part of SoPC platforms, by exploiting both classical and
new fault detection and tolerance techniques, together
with reconﬁguration features [27], [28], [29]; and
• deﬁnition of a suitable controller architecture for the
management of the reconﬁguration phase used to recover
from the detected soft errors [30], [31].
1A pseudo-hit occurs when a corrupted memory content corresponds to
another content. If this content is searched, the CAM gives as response the
location where the error occurred
The methodology allows the design of a hardened system
onto the reconﬁgurable portion of the SoPC, supporting the
possibility to recover after the occurrence and detection of
a soft error. In particular, the reconﬁguration controller is
in charge of monitoring the error signals produced made
available by the application of hardening techniques, and when
a problem is detected, a reconﬁguration is triggered to recover
by re-programming the board with the original conﬁguration.
The approach identiﬁes a set of possible hardening tech-
niques, such as duplication with comparison, triple modular
redundancy, error detecting/correcting codes, and applies them
to the part of the system implemented on the programmable
portion of the device. In order to be as general and as ﬂexible
as possible, different techniques can be applied to different
parts of the system. Therefore, a design space exploration
is performed, estimating costs and beneﬁts of the different
hardening solutions, to identify the most promising solution.
E. Sensitivity of Floating Gate Memories to Ionizing Radia-
tion – Università di Padova
The deﬁnition of the a speciﬁc fault model is one of
the main aspect of any analysis and hardening methodology.
Based on the preliminary results stemming from the research
reported in Section II-A, we devoted our attention to the
analysis of the sensitivity to ionizing radiations, to support the
adopted fault models, and to offer a validation approach to
the proposed hardening methodologies previously presented.
In fact, Floating gate (FG) memories are a key component
of today’s SoPC and are used for both conﬁguration/code
and non-volatile data storage. Scaling has been profoundly
altering the sensitivity of FG cells, once considered radiation
immune. We then analyzed the behavior of scaled FG cells
under several sources of ionizing radiation. In particular we
investigated these aspects:
• threshold voltage (Vth) shifts and upsets induced by
heavy ions (HI),
• effects induced by alphas, protons and atmospheric neu-
trons, and
• retention errors.
Using both experiments and simulations we analyzed the
generation of tails in the Vth distributions of FG arrays after
HI irradiation, distinguishing two types of events [32]: i)
large events, occurring when an ion goes through the FG,
responsible for the secondary peak in the Vth distributions;
ii) small events, due to ions passing by FGs, related to the
transition zone. Small events show characteristics similar to
Vth shifts induced by total dose. The best agreement between
experimental data and simulations is obtained when energy
deposition in the FG is considered, with strong implications for
error rate calculations. To further identify the sensitive volume
(SV), we also studied the angular dependence of HI induced
errors and Vth shifts [33]. We showed that the cross section for
cells belonging to the HI induced secondary peak at high LET
for NOR and at all the tested LETs for NAND is consistent
with a SV with the same width and length as the FG, and
considerably thicker than the tunnel oxide.
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We then focused on three types of particles with low
ionizing power: protons, neutrons and alphas. The corruption
of FG bits due to high-energy protons was analyzed in 41-
nm Single Level Cell (SLC) NAND Flash memories [34].
Proton-induced upsets at low doses are not negligible due to
a combination of direct and indirect ionization effects. Vari-
ability of energy deposition in the SV, the sequence of direct
and indirect ionizing events, as well as the Vth and electric
ﬁeld reduction associated with each event were included in a
model of proton-induced upsets. We then showed that starting
from a feature size of 50 nm, Multi Level Cell (MLC) Flash
memories are sensitive to alpha particles, whereas SLC devices
do not show any sensitivity down to a feature size of 34
nm. We also investigated atmospheric neutron effects [35].
Charge loss is shown to occur especially at the highest program
levels, causing raw bit errors in MLC NAND. A rapid increase
in sensitivity for decreasing feature size was observed, as a
result that charge used to store a bit decreases with each new
generation, whereas the ion track remains constant. In spite
of this, only in some conditions do the neutron and alpha
particle threat appear to be of some signiﬁcance, but nowhere
large enough to defy current mandatory ECC requirements in
NAND devices.
Finally, the retention of FG cells was studied up to one
year after HI exposure [36]. Retention errors showed up
less than 3 hours after reprogramming the devices irradiated
with high LET ions. The cross section for retention errors
follows a Weibull curve: compared to HI upsets, retention
errors have a threshold LET more than 10 times higher and a
saturation cross section about two orders of magnitude smaller.
Modeling shows that, for the 65-nm MLC NOR Flash devices
considered, just two traps in the tunnel layer are enough to
generate a retention error, explaining the weak dependence on
the incidence angle.
III. CONCLUSIONS AND FUTURE WORK
The goal of deﬁning a set of tools and methodologies to
design and analyze complex systems implemented on SoPC is
an ambitious one, because of the several aspects that need be
taken into consideration. In this project, several of the main is-
sues have been tackled and methodologies have been proposed
to support the designer in the implementation of a hardened
system on the adopted platform. These approaches, although
developed within the project scenario, have been validated and
evaluated independently, but not integrated within a single
framework; such an integration and an overall validation of
the complete methodology are considered future work.
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